In this paper, 20nm -80nm channel length (L ch ) InGaAs gateall-around (GAA) nanowire MOSFETs with record high onstate and off-state performance have been demonstrated by equivalent oxide thickness (EOT) and nanowire width (W NW ) scaling down to 1.2nm and 20nm, respectively. SS and DIBL as low as 63mV/dec and 7mV/V have been demonstrated, indicating excellent interface quality and scalability. Highest I ON = 0.63mA/μm and g m = 1.74mS/μm have also been achieved at V DD =0.5V, showing great promise of InGaAs GAA technology for 10nm and beyond high-speed lowpower logic applications.
Introduction
Recently, a top-down technology for III-V GAA nanowire MOSFETs has been demonstrated [1] [2] . However, the device metrics such as g m , V DD , SS, DIBL, and the L ch scaling of the III-V GAA devices demonstrated in [1] are still greatly limited by the large EOT of the devices. In this paper, we experimentally demonstrate InGaAs GAA nanowire MOSFETs with an EOT down to 1.2nm by the successful integration of ternary oxide dielectric LaAlO 3 (k~16) [3] . The reduction of EOT has allowed the demonstration of the first 20nm L ch InGaAs MOSFETs with g m as high as 1.74mS/μm at V ds =0.5V and negligible short channel effects (SCE). A systematic scaling metrics study with L ch between 20-80nm and nanowire size-dependent transport study with W NW between 20-35nm has also been carried out for three different gate stacks, demonstrating near-ideal SS=63mV/dec and DIBL=7mV/V. It is shown that the integration of 4nm LaAlO 3 with ultra-thin 0.5nm Al 2 O 3 interfacial layer allow reduction of EOT to 1.2nm with optimized interface trap density (D it ), offering excellent scalability, near-ballistic transport, and high g m at low supply voltage. Fig. 1 shows a diagram of an InGaAs GAA nanowire MOSFET fabricated in this work. The starting material is a 30nm lightly p-doped InGaAs channel layer, an 80nm undoped InP sacrificial layer, and a 100nm undoped InAlAs etch stop layer on semi-insulating InP (100) substrate grown by molecular beam epitaxy (MBE). The InGaAs channel layer consists of 10nm In 0.53 Ga 0.47 As layer sandwiched by two 10nm In 0.65 Ga 0.35 As layers to boost the channel mobility and reduce the D it . Key device dimensions are shown in Fig.   1 and the process flow is shown in Fig. 2 vapor and ammonia gas were use as the WN precursors. The sheet resistance of the ALD WN film was measured by a four-point probe station, and the resistivity was 2.2 mΩ·cm for a 40 nm WN film. The excellent conformity and uniformity of the ALD process is critical for realizing the GAA structure with ultra-small EOT. The L ch is varied from 80nm down to 20nm, W NW is varied from 35nm down to 20nm with a fixed nanowire height (H NW ) of 30nm defined by the MBE thickness. The nanowire length (L NW ) is fixed at 200nm. Four parallel wires are integrated in each device. The nanowires are aligned along [100] direction as required by the anisotropic release process, which also defines the transport direction of the GAA devices. Fig. 3 shows the top-view SEM images of the 20nm PMMA mask defining the smallest L ch and a finished GAA device. Note that due to the dopant diffusion, the actual L ch is smaller than the defined L ch . All patterns were defined by a Vistec VB6 UHR electron beam lithography system and dry etching was performed with a Panasonic E620 high density plasma etcher. The MOSFET electrical characterization was performed using a Keithley 4200 at room temperature. 12 eV -1 cm -2 is obtained with the lowest value of 9×10 11 eV -1 cm -2 corresponding to the 63mV/dec device. Fig.  14 shows the increasing g m and I on with decreasing W NW , due to the quantum confinement and volume inversion effect [2] . Simulation of inversion charge distribution inside the InGaAs nanowires in Fig. 15 (a) confirms volume inversion at all W NW . Fig. 15 (b) shows the inversion layer distribution along y = 15nm for different W NW . It is projected that the optimum W NW occurs at around 10nm where a plateau across the entire nanowire would form. Further reduction of nanowire size is therefore required to study the ultimate performance limit of InGaAs GAA devices.
Experiment

Results and Discussion
Figs. 16 -17 show the transfer characteristics and g m -V gs for 20nm L ch InGaAs GAA MOSFETs with EOT = 1.7nm (sample C). Increasing EOT has led to increased SCE, evident from the larger SS and DIBL. However, higher g m = 1.8mS/µm at V ds = 0.5V and 2.1mS/μm at V ds =1V is obtained on sample C, indicating enhanced mobility with relaxed EOT. A negative V T = -0.138V is also obtained from the same device. Fig. 18 shows the relatively low gate leakage current density for EOT=1.2 and 1.7nm even with the advanced 3D structure. Figs. 19 -21 show the SS, DIBL, and V T scaling metrics for sample A, B, and C with L ch ranging from 20 to 80nm. Sample C shows the largest SS and DIBL due to the larger EOT of 1.7nm. Sample B shows worse SS and DIBL compared to sample A with the same EOT = 1.2nm due to the larger D it [3] . This indicates that insertion of ultra-thin Al 2 O 3 interfacial layer can effectively improve LaAlO 3 /InGaAs interface quality. Decreasing EOT also results in better V T roll-off properties and is favorable for an enhancement-mode operation. It is also noted that the variation of sample A is also the least among all three gate stacks. This indicates that the EOT scaling with effective interface passivation has led to not only scalability improvements but also a variability breakthrough. Detailed analysis of the variability and reliability of InGaAs nanowire devices is on-going. Fig. 22 benchmarks SS and DIBL in this work with InGaAs non-planar FETs fabricated in our group. The GAA structure with thin EOT has shown significant improvement in the control of SCE, due to the better gate control. Table 1 compares the device dimensions and performance in this work with the representative non-planar and thin body planar InGaAs MOSFETs in the literature [4] [5] [6] [7] [8] . The successful demonstration of the smallest L ch , W NW , SS, DIBL and highest g m has been achieved in this work.
Conclusion
We have demonstrated the shortest L ch =20nm InGaAs GAA nanowire MOSFETs with ALD Al 2 O 3 /LaAlO 3 gate stack. Lowest SS of 63mV/dec and DIBL of 7mV/V have been achieved. Benefiting from both the ultimate scalability of GAA structure and excellent transport property of III-V channel, InGaAs GAA technology is a strong candidate for future high-speed low-power logic applications. 
